

New Jersey Semi-Conductor Products, Inc.

20 STERN AVE. SPRINGFIELD, NEW JERSEY 07081 U.S.A.

J108 – J110 [™] N-Channel JFET Switch



- FEATURES
- Low Cost
- Automated Insertion Package
- Low Insertion Loss
- No Offset or Error Voltages Generated by Closed Switch Purely Resistive
 - High Isolation Resistance from Driver
- Fast Switching
- Low Noise



APPLICATIONS

- Analog Switches
- Choppers
- Commutators
 Low-Noise Audio Amplifiers

ABSOLUTE MAXIMUM RATINGS

 $(T_A = 25^{\circ}C \text{ unless otherwise specified})$

Gate-Drain or Gate-Source Voltage	-25V
Gate Current 5	0mA
Storage Temperature Range	50°C
Operating Temperature Range	35°C
Lead Temperature (Soldering, 10sec) +30	0°C
Power Dissipation	mW/
Derate above 25°C 3.3mV	v/°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

SYMBOL	PARAMETER	108		109			110						
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
Igss	Gate Reverse Current (Note 1)			-3			-3			-3	nA	V _{DS} = 0V, V _{GS} = -15V	
VGS(off)	Gate-Source Cutoff Voltage	-3		-10	-2		-6	-0.5		-4		$V_{DS} = 5V, I_D = 1\mu A$ $V_{DS} = 0V, I_G = -1\mu A$	
BV _{GSS}	Gate-Source Breakdown Voltage	-25			-25			-25			V		
IDSS	Drain Saturation Current (Note 2)	80			40			10			mA	$V_{DS} = 0V, V_{GS} = 0V$	
I _{D(off)}	Drain Cutoff Current (Note 1)			3			3			3	nA	$V_{DS} = 5V, V_{GS} = -10V$	
rDS(on)	Drain-Source ON Resistance			8			12			18	Ω	V _{DS} ≤0.1V, V _{GS} = 0V	
Cdg(off)	Drain-Gate OFF Capacitance			15			15			15	pF	V _{DS} = 0.	f = 1MHz
C _{sg(off)}	Source-Gate OFF Capacitance			15			15			15		V _{GS} = -10V (Note 3)	
C _{dg(on)} + C _{sg(on)}	Drain-Gate Plus Source-Gate ON Capacitance			85			85			85		$V_{DS} = V_{GS} = 0$ (Note 3)	
t _{d(on)}	Turn On Delay Time		4			4			4			Switching Time	Test
tr	Rise Time		1			1			1			Conditions (Note 3)	
t _{d(off)}	Turn OFF Delay Time		6			6			6		ns	J107 J109 J1	J109 J110
t _f	Fall Time		30			30			30			$\begin{array}{rrrr} V_{DD} & 1.5V & 1.5V & 1.5\\ V_{GS(off)}\text{-}12V & \text{-}7V & \text{-}5\\ R_L & 150\Omega & 150\Omega & 150\end{array}$	

NOTES: 1. Approximately doubles for every 10°C increase in T_A.

2. Pulse test duration = 300μ s; duty cycle $\leq 3\%$.

3. For design reference only, not 100% tested.



NJ Semi-Conductors reserves the right to change test conditions, parameters limits and package dimensions without notice information furnished by NJ Semi-Conductors is believed to be both accurate and reliable at the time of going to press. However NJ Semi-Conductors assumes no responsibility for any errors or omissions discovered in its use. NJ Semi-Conductors encourages customers to verify that datasheets are current before placing orders.

Quality Semi-Conductors